Status:
Development
The GR716B is a radiation-hardened microcontroller featuring the fault-tolerant LEON3FT SPARC V8 processor and two Real-Time Accelerators.
This page describes a running development and no guarantees can be given concerning future product availability. All information on this page is subject to change without notice. Please click this link to sign up to receive notifications about product and documentation updates.
The GR716B is a radiation-hardened microcontroller featuring the fault-tolerant LEON3 SPARC V8 processor. Based on the GR716A design, the GR716B has been developed to provide higher computational performance and excellent communication interfaces.
The GR716B is based on a LEON3FT processor and two real-time accelerators (RTA). It embeds 192 KiB of on-chip RAM memory and it also provides fault tolerant memory controllers to provide access to off-chip memories.
The list of I/O interfaces includes SpaceWire router, Ethernet, MIL-STD-1553B, CAN, PacketWire, programmable PWM interface, SPI with SPI-for-Space protocols, UART, I2C, GPIO.
The analog functions include radiation hardened cores such as DAC and ADC, analog comparators, precision voltage reference, PLL and all active parts for a crystal oscillator (XO).
From a system perspective, the GR716B offers the capability to sense core voltage for trimming of the embedded voltage regulator for low power applications. The LEON3 features single-cycle instructions execution and data fetch from the tightly coupled memories. Execution determinism is guaranteed by the deterministic instruction execution time and fixed interrupt latency.
Real Time Accelerators
The GR716B includes two real-time accelerators (RTA), whose function is off-loading the main LEON3 processor of demanding real-time control tasks. Each RTA has access to tightly coupled memories for instruction and data, thereby allowing single-cycle access and facilitating the design of realtime application software. This also enables control of multiple real-time critical applications from one and the same RTA.
SpaceWire Router
The GR716B implements a SpaceWire router with two external ports, one internal port and time distribution support. The I/O interfaces are LVDS with extended common-mode, Cold-Spare and Fail-Safe support.
Applications: FPGA Supervisor
The GR716B implements GRSCRUB, an FPGA configuration supervisor responsible for programming and scrubbing the FPGA configuration memory to prevent accumulation of errors. The core is compatible with the Kintex UltraScale and Virtex-5 Xilinx FPGA families and it can be set to scrub the entire FPGA configuration memory or just a smaller area. GRSCRUB accesses the FPGA configuration memory through the SelectMap interface. The supervisor makes use of a golden FPGA configuration file that can be stored in ROM or RAM.
The GR716B microcontroller is currently under validation and there is no guarantee that functionality or performance will not change.
TSIM-GR716 is a cycle-accurate simulator, proving a high precision model for the GR716B with bus timing modeled on a per instruction level. The simulator also provides support for I/O and external memory emulation.
GRMON is a debug tool, optimized for the GR716B and providing a non-intrusive debug environment. It provides execution control with support for the main LEON3FT and the Real Time Accelerators (RTAs).
Interfaces
Integrated Analog functions
Memory support
File
Category
Revision
Date
Access
Technical specification
1
2017-11-24
Free download
Password/
Contact us
Application note
1.2
2024-08-26
Free download
Password/
Contact us
Technical note
1.1
2016-05-27
Free download
Password/
Contact us
The draft standard for SPI (Space Peripheral Interface) is a draft ECSS (European Cooperation for Space Standardization) protocol aimed at defining a formal standard for SPI in space applications. This document outlines the SPI communication framework across three layers: Physical, Data Link, and Network. Its goal is to enhance reliability, interoperability, and reusability of space systems. The draft is based on demonstrator development, simulations, and tests that validate SPI characteristics. It serves as a foundation for future ECSS workgroups to develop and refine formal SPI standards.
No, only the AMD/Xilinx Kintex UltraScale and Virtex-5 FPGA families are supported.
Rad Hard Electronics
Silicon IP
Solutions
Company
Full ecosystem for mission critical System-on-a-Chip solutions
© Copyright 2024
The appearance of visual information from any organization does not imply or constitute an endorsement.