Status:
Available
NANDFCTRL2 is a VHDL IP core implementing a NAND flash memory controller designed to operate with ONFI 4.0 devices and providing DMA transfers to and from the NAND flash memory.
The memory controller is designed to operate with ONFI 4.0 flash memory devices and provides DMA transfers to and from the memory.
The core is suitable for users who want to include NANDFCTRL2 in products and is suitable for both ASIC and FPGA implementations.
The IP is suitable for SLC-based flight-grade Raw NAND Flash interfaces, with the exception for the flight assurance related to the FPGA PHY implementation.
Future implementations are pending customer demands and include hardware LDPC ECC for supporting MLC and TLC modes.
The IP can communicate with multiple parallel NAND flash memory devices. The core provides an AMBA AHB master to perform data write and read accesses. Configuration through generics supports a vast variation of memory devices including support for up to 64 individually addressable targets via chip enable signals, 32 ready-busy signals and 16 channels.
For details about the actual flash memory interface, flash memory architecture and ONFI 4.0 command set please refer to the Open NAND Flash Interface specification, revision 4.0.
The memory controller has been tested with the UT81NDQ512G8T, the 69F256G16, and the 3DFN128G08US8761 NAND flash memories.
The IP can be implemented in any ASIC or FPGA technology. For specific information related to Xilinx, Microchip, and Lattice FPGAs, please refer to our dedicated web pages:
- Specific support for Lattice FPGAs
- Specific support for Microchip FPGAs
- Specific support for Xilinx FPGAs
Estimation of the resource utilization can be found in the download files below (Excel sheet for SoC area estimation).
The IP core is available as a separate package or as an addition to commercial versions of the GRLIB VHDL library.
Contact sales@gaisler.com for licensing information
LEON3-XCKU-NANDFCTRL2-EX example Design
The LEON3-XCKU-NANDFCTRL2-EX is an example bitstream for the Xilinx KCU105 Evaluation Kit interfacing with the Frontgrade UT81NDQ512G8T mezzanine board.
Documentation of the example design (User's manual and Quick Start Guide) are freely available for download in the Downloads section of this webpage. To get access to the evaluation bitstream, contact sales@gaisler.com
Contact your local Frontgrade representative to get access to the UT81NDQ512G8T mezzanine board.
ONFI 4.0 support
Other features
File
Category
Revision
Date
Access
Data sheet and user's manual
2024.2
2024-07-15
Free download
Password/
Contact us
Data sheet and user's manual
1.0
2023-09-01
Free download
Password/
Contact us
Data sheet and user's manual
1.0
2023-09-01
Free download
Password/
Contact us
Rad Hard Electronics
Silicon IP
Solutions
Company
Full ecosystem for mission critical System-on-a-Chip solutions
© Copyright 2024
The appearance of visual information from any organization does not imply or constitute an endorsement.