Status:
Available
Prebuilt bitstreams of the AMD/Xilinx Kintex UltraScale FPGA KCU105 Evaluation Kit. These bitstreams are intended for evaluation of software running on a NOEL-V RISC-V SoC.
The NOEL-V RISC-V processor and the GRLIB IP library have support for AMD/Xilinx Kintex Ultrascale devices. We provide prebuilt bitstreams of the Xilinx Kintex UltraScale FPGA KCU105 Evaluation Kit. These bitstreams are intended for evaluation of software running on a NOEL-V RISC-V SoC.
The IP library support consists of a techmap layer that wraps specific technology elements such as memory macros and pads. GRLIB also contains template designs for developments boards such as the AMD/Xilinx Kintex UltraScale FPGA KCU105 Evaluation Kit and infrastructure that automatically builds project files for AMD/Xilinx Vivado and synthesis tools such as Mentor Precision Hi-Rel and Synopsys Synplify Premier. More information about GRLIB and our IP cores is available on the SoC library page.
To evaluate the example bitfiles the following items are required:
More information about GRLIB and our IP cores in Xilinx FPGAs is available on the SoC library page.
Software components for NOEL-XCKU:
File
Category
Revision
Date
Access
Data sheet and user's manual
1.2
2023-05-03
Free download
Password/
Contact us
Example bitstream
2023.05
2023-05-03
Free download
Password/
Contact us
Rad Hard Electronics
Silicon IP
Solutions
Company
Full ecosystem for mission critical System-on-a-Chip solutions
© Copyright 2024
The appearance of visual information from any organization does not imply or constitute an endorsement.