USB 2.0 Host Controller

Status:

Available

The USB 2.0 Host Controller provides a link between the AMBA on-chip bus and the Universal Serial Bus (USB). The host controller supports High-, Full- and Low-Speed USB traffic.

Overview

USB 2.0 High-Speed functionality is supplied by an enhanced host controller implementing the Enhanced Host Controller Interface (EHCI). Full- and Low-Speed functionality (USB 2.0 and USB 1.1) is supplied by one or more companion controllers implementing the Universal Host Controller Interface (UHCI). The Port Router supplies the dynamic connection between the host controllers and the USB transceivers.

Architecture

arrow down icon

Key Tech Spec

arrow down icon

Target technology support

arrow down icon

Evaluation boards

arrow down icon

Ordering information

arrow down icon

Development Kit

arrow down icon

Licensing

arrow down icon

Software

arrow down icon

Tools

arrow down icon

Block diagram

arrow down icon

Supported Hardware

arrow down icon

Configuration

arrow down icon

Reference Design

arrow down icon

Other resources

arrow down icon

Detailed features

arrow down icon

The core can handle up to 15 downstream ports, where each port can handle all three USB speeds. Port routing within the core is highly configurable. The designer has choices ranging from handling Full/Low-Speed traffic with one companion controller per port, to having one companion controller handle all ports. The modularity of the core enables the designer to configure High- or Full/Low-Speed only products. Both controller types have support for big and little endian systems, with the option to adjust the register interfaces' byte order to fit the target platform.

The enhanced host controller has support for Asynchronous Park Mode to allow consecutive bulk transactions to the same endpoint and a NAK counter to limit unnecessary memory accesses. The universal host controller's interface has been extended to report over current conditions. The core supports UTMI+ 16-bit transceivers at 30 MHz and 8-bit transceivers at 60 MHz, and ULPI 8-bit transceivers at 60 MHz.

Downloads

File

Category

Revision

Date

Access

GRLIB IP Cores Manual

Data sheet and user's manual

2024.2

2024-07-15

Free download

Password/
Contact us

GRLIB User's Manual

Data sheet and user's manual

2024.2

2024-07-15

Free download

Password/
Contact us

Excel sheet for SoC area estimation

Data sheet and user's manual

2024.2

2024-07-15

Free download

Password/
Contact us

Frequently asked questions

No items found.