Section GRLIB
GRLIB VHDL IP Library
The GRLIB IP Library is a complete System-on-Chip (SoC) design environment which includes a collection of reusable VHDL IP cores targeting FPGA and ASIC designs. The library uses a consistent method for simulation and synthesis, making it easy to use with different third-party EDA tools. GRLIB is designed to be used in digital system designs independently of the target technology vendor. It supports various FPGA technologies (e.g., AMD/Xilinx, Intel/Altera, Lattice, Microchip, and NanoXplore). GRLIB IPs utilize a technology abstraction layer, enabling easy portability between technologies as well as a straightforward way for end-users to add support for additional technologies. All microprocessor IPs and most peripherals are proven in both FPGA and ASIC implementations. GRLIB offers an efficient and cost-effective solution for digital system design, reducing development time and expensesGRLIB contains template designs for several FPGA boards. A list of supported boards is available in the GRLIB IP Library User's Manual.
IP Cores
DebuggingThe GRMON3 hardware debugger enables developers to efficiently diagnose and resolve issues. With drivers that simplify the control of processors and peripherals, GRMON3 provides a powerful tool for troubleshooting complex systems. The debugger has the ability to connect to the SoC through various types of communication interfaces for monitoring and testing purposes. This allows developers to debug their systems at all stages of the design process, from the early stages of hardware bring-up to the final stages of software development.
Documentation and downloads- GRLIB User's Manual- GRLIB IP Core User's Manual- Download GRLIB VHDL source code- Excel sheet for SOC area estimation- Specific support for Lattice FPGAs- Specific support for Microchip FPGAs- Specific support for Xilinx FPGAs |
LicensingThe GRLIB IP Library is available in both open-source and commercial versions. The open-source version is distributed under the GNU GPLv2 license, making it ideal for academic purposes, evaluation, and prototyping. However, the GPLv2 license poses restrictions on commercial products, so GRLIB presents a commercial licensing option for those who require proprietary designs. The commercial distributions provide access to additional IPs and target technologies not included in the open-source version. The GRLIB IP Core User's Manual provides a complete list of all IP cores, along with information about which GRLIB distribution(s) includes each IP core.Contact us if you want to use GRLIB in a commercial product.
Template DesignsTo allow users to quickly get started with their development, GRLIB contains template designs for common commercial FPGA evaluation boards. Template designs for SoC development contain commonly used IP cores such as processors, memory controllers and communication interfaces tailored for specific development boards and with targeted constraints. They provide a reliable starting point for customization and optimization, enabling designers to concentrate on the unique aspects of their SoC design. A list of the supported FPGA evaluation boards is available in the GRLIB IP Library User's Manual.We also provide evaluation bitstreams for our processors.
|
|
The GNU GPL licenseGPL (GNU General Public License) is a widely-used free software license that guarantees end users the freedom to run, study, and modify the software. The GPL requires that any derivative works must also be licensed under the same terms, ensuring that any changes to the original software also remain open and freely available. This helps to promote the sharing and collaboration of software, as well as to prevent proprietary forks of the original software from being created. The details can be found here. |